



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/684,053	10/09/2003	Chandan Mathur	1934-12-3	3240
7590 11/17/2009				
Bryan A. Santarelli				
GRAYBEAL JACKSON HALEY LLP				
Suite 350				
155-108th Avenue NE				
Bellevue, WA 98004-5901				
EXAMINER				
HUISMAN, DAVID J				
ART UNIT		PAPER NUMBER		
2183				
MAIL DATE		DELIVERY MODE		
11/17/2009		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/684,053

Applicant(s)

MATHUR ET AL.

Examiner

DAVID J. HUISMAN

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 August 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-15 and 17-61 is/are pending in the application.
- 4a) Of the above claim(s) 25-36 and 55-61 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-15, 17-24 and 37-54 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 May 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date 8/7/2009 (4x)
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-15 and 17-61 are pending. Claims 25-36 and 55-61 have been withdrawn. Claims 1-15, 17-24, and 37-54 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: IDS (4x) and Amendment as received on 8/7/2009.

Information Disclosure Statement

3. The following references cited on 8/7/2009, have been struck through and not considered:
 - Rhett Davis, "Matlab to RTL Synthesis", as the date that appears in the citation seems to conflict with the date on the document, and it is not clear which is the correct date.

Specification

4. The amended title of the invention submitted by applicant on December 27, 2007, is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The examiner asserts that many prior art systems exist which include "buffered data transfer". The examiner requests that applicant amend the title to include language directed towards the uniqueness of the claimed invention. MPEP 606.01 states that such an amendment "may result in slightly longer titles, but the loss in brevity of title will be more than offset by the gain in its informative value in indexing, classifying, searching, etc. If a satisfactory title is not

supplied by the applicant, the examiner may, at the time of allowance, change the title by examiner's amendment." Through the examiner doesn't have any recommendations at this moment in time, the examiner would like to give applicant every opportunity to submit an informative title.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 10-12, 14-15, 17-18, 37, 39-43, 45, and 47-49 are rejected under 35 U.S.C. 102(b) as being anticipated by Dretzka et al., U.S. Patent No. 4,703,475 (herein referred to as Dretzka). Note that the same claims are rejected multiple times under different interpretations of Dretzka.

7. Referring to claim 10, Dretzka has taught a computing machine, comprising:

a) a first buffer. See Fig.6, buffer 220-4, for instance.

b) a processor (Fig.1, component 21) coupled to the buffer and operable to:

b1) execute first and second data-transfer objects and an application. Fig.4 sets forth at least some of the data-transfer objects executed by processor 21. Looking at Fig.4 and Fig.6, a first transfer object would be executed to load data into buffer 220-4 and a second object would be executed to unload data from buffer 220-4. At least some of the other functions performed by the processor (for instance, doing normal ALU operations) would be part of the application inherently executed by the processor.

b2) generate data under control of the application such that the generated data includes no data-destination information. See Fig.6 and Figs.8-15, and note that the application generates data using an input list. Also, note from Fig.4, at level 2.5, the 1-byte header (data-destination information) is deleted, and therefore, the data includes no data-destination information.

b3) retrieve the generated data from the application and load the retrieved data into the buffer under the control of the first data-transfer object. See Fig.6. After data is generated by the input list, the first object transfers it to the buffer (i.e., 220-4).

b3) unload the data from the buffer under the control of the second data-transfer object. See Fig.6. Data is ultimately moved/unloaded from the buffer 220-4 and into buffer 210 under control of the second object. Also, note from Fig.4, at level 2.5 (which occurs well before the unloading), the 1-byte header (data-destination information) is deleted, and therefore, the processed data includes no data-destination information.

b4) process the unloaded data under the control of the application. See Fig.4 and Fig.6. From the buffer 210, the processor will process the data using an application.

8. Referring to claim 11, Dretzka has taught the computing machine of claim 10 wherein the first and second data-transfer objects respectively comprise first and second instances of the same object code. See Fig.6 and note that, in general, the first object retrieves data from a previous stage (level 2.5 stage) and stores it in a next buffer 220-4. Likewise, the second object retrieves data from a previous stage (level 3) and stores it in a next buffer 210. Hence, both of these objects comprise instances of general “retrieve-and-store” object code.

9. Referring to claim 12, Dretzka has taught the computing machine of claim 10 wherein the processor further comprises:

a) a processing unit operable to execute the application, generate the data, and process the unloaded data under the control of the application. Recall from the rejection of claim 10 (and from Fig.4) that the processor performs each of these claimed functions. They are inherently performed by a processing unit.

b) a data-transfer handler operable to execute the first and second data-transfer objects, to retrieve the data from the application and load the data into the buffer under the control of the first data-transfer object, and to unload the data from the buffer under the control of the second data-transfer object. Again, recall from the rejection of claim 10 that the claimed objects are executed. The unit which performs this execution is a data transfer handler.

10. Referring to claim 14, Dretzka has taught the computing machine of claim 10 wherein the processor is further operable to:

a) execute a queue object and a reader object. See Fig.4 and Fig.6. The queue object is the object which stores the more bit, which ultimately leads to the informing of level 4 that a complete message has been received. The reader object is the object which detects the more bit so that further action can occur.

b) store a queue value under the control of the queue object, the queue value reflecting the loading of the retrieved data into the first buffer. See Fig.4 and Fig.6. The queue object will store the “more” bit, which reflects the loading of the retrieved data into the buffer. This bit, when set in a certain manner, will allow for the informing of level 4 of a complete message.

c) read the queue value under the control of the reader object. See Fig.4 and note that the more bit, when set to a certain level, will indicate the end of the message and that the message may be further transmitted and processed. The reader object will have to read this more bit.

d) notify the second data-transfer object that the retrieved data occupies the buffer under the control of the reader object and in response to the queue value. When the “more” bit is set in the appropriate manner and noted by the reader object, the data may be transferred to the next-level buffer. See Fig.4 and Fig.6.

e) unload the retrieved data from the buffer under the control of the second data-transfer object and in response to the notification. Again, in response to the notification, the data will be moved from level 3 buffer to level 4 buffer. See Fig.4 and Fig.6.

11. Referring to claim 15, Dretzka has taught the computing machine of claim 10, further comprising:

a) a second buffer. See Fig.6, component 210.

b) wherein the processor is operable to execute a third data-transfer object, to unload the data from the first buffer into the second buffer under the control of the second data-transfer object, and to provide the data from the second buffer to the application under the control of the third data-transfer object. See Fig.4 and Fig.6. Data is unloaded from buffer 220-4 to buffer 210 under control of the second transfer object, and then moved from buffer 210 to the application in the processor under control of the third object.

12. Referring to claim 17, Dretzka has taught the computing machine of claim 10 wherein:

a) the first and second data-transfer objects respectively comprise first and second instances of the same object code. See Fig.6 and note that, in general, the first object retrieves data from a

previous stage (level 2.5 stage) and stores it in a next buffer 220-4. Likewise, the second object retrieves data from a previous stage (level 3) and stores it in a next buffer 210. Hence, both of these objects comprise instances of general “retrieve-and-store” object code.

b) the processor is operable to execute an object factory and to generate the object code under the control of the object factory. All processors execute programs. The program (object factory) will dictate when data needs to be transmitted and received. That is, when the program calls for data to be received, the first and second object codes will be generated and invoked so that data may be received.

13. Referring to claim 10, Dretzka has taught a computing machine (under a second interpretation), comprising:

a) a first buffer. See Fig.5, buffer 110, for instance.

b) a processor (Fig.1, component 11) coupled to the buffer and operable to:

b1) execute first and second data-transfer objects and an application. Fig.3 sets forth at least some of the data-transfer objects executed by processor 11. Looking at Fig.3 and Fig.5, a first transfer object would be executed to load data into buffer 110 and a second object would be executed to unload data from buffer 110 and into buffer 120-4, for instance. At least some of the other functions performed by the processor (for instance, doing normal ALU operations) would be part of the application inherently executed by the processor.

b2) generate data under control of the application such that the generated data includes no data-destination information. See Fig.5 and note that a message comprising data must

inherently be generated before being stored in buffer 110. This data, as shown at the top of Fig.3, is generated as a result of application execution. Note that at this time of generation, no headers and/or data-destination information are attached to the generated data.

b3) retrieve the generated data from the application and load the retrieved data into the buffer under the control of the first data-transfer object. See Fig.5. After data is generated, it is ultimately stored in buffer 110.

b3) unload the data from the buffer under the control of the second data-transfer object. See Fig.5. Data is ultimately moved/unloaded from the buffer 110 and into buffer 120-4 under control of the second object.

b4) process the unloaded data under the control of the application such that the processed data includes no data-destination information. See Fig.3 and note that the data, after being moved into buffer 120-4, is further processed by breaking the message up. It isn't until the data is in the next buffer that a 1-byte channel header, which may or may not be considered data-destination information is added to it. Hence, at the time of the claimed processing, since the 1-byte header has not been added, the data does not include data-destination information.

14. Referring to claim 11, Dretzka has taught the computing machine of claim 10 (under a second interpretation) wherein the first and second data-transfer objects respectively comprise first and second instances of the same object code. See Fig.5 and note that, in general, the first object retrieves data from a source and stores it in a next buffer 110. Likewise, the second object

retrieves data from a source (buffer 110) and stores it in a next buffer 120-4. Hence, both of these objects comprise instances of general “retrieve-and-store” object code.

15. Referring to claim 12, Dretzka has taught the computing machine of claim 10 (under a second interpretation) wherein the processor further comprises:

a) a processing unit operable to execute the application, generate the data, and process the unloaded data under the control of the application. Recall from the rejection of claim 10 (and from Fig.3) that the processor performs each of these claimed functions. They are inherently performed by a processing unit.

b) a data-transfer handler operable to execute the first and second data-transfer objects, to retrieve the data from the application and load the data into the buffer under the control of the first data-transfer object, and to unload the data from the buffer under the control of the second data-transfer object. Again, recall from the rejection of claim 10 that the claimed objects are executed. The unit which performs this execution is a data transfer handler.

16. Referring to claim 15, Dretzka has taught the computing machine of claim 10 (under a second interpretation), further comprising:

a) a second buffer. See Fig.5, component 120-4.

b) wherein the processor is operable to execute a third data-transfer object, to unload the data from the first buffer into the second buffer under the control of the second data-transfer object, and to provide the data from the second buffer to the application under the control of the third data-transfer object. See Fig.3 and Fig.5. Data is unloaded from buffer 110 to buffer 120-4 (second buffer) under control of the second transfer object, and then moved from buffer 120-4 to the an additional buffer and interface under control of the third object.

17. Referring to claim 17, Dretzka has taught the computing machine of claim 10 (under a second interpretation) wherein:

a) the first and second data-transfer objects respectively comprise first and second instances of the same object code. See Fig.5 and note that, in general, the first object retrieves data from a source and stores it in a next buffer 110. Likewise, the second object retrieves data from a source (buffer 110) and stores it in a next buffer 120-4. Hence, both of these objects comprise instances of general "retrieve-and-store" object code.

b) the processor is operable to execute an object factory and to generate the object code under the control of the object factory. All processors execute programs. The program (object factory) will dictate when data needs to be transmitted and received. That is, when the program calls for data to be transmitted, the first and second object codes will be generated and invoked so that data may be transmitted.

18. Referring to claim 18, Dretzka has taught the computing machine of claim 10 (under a second interpretation) wherein the processor is further operable to package the generated data into a message that includes a header and the data under the control of the second data-transfer object. See Fig.3 (at least the level 3 object code), and note that the second object begins packaging the data into a message.

19. Referring to claim 37, Dretzka has taught a method comprising:

a) publishing with an application data that includes no information indicating a destination of the data. See the top of Fig.3 and note that the processor produces (publishes) data messages as a

result of application execution. Note that, at the time of generation, no destination information is produced.

b) loading the published data into a first buffer with a first data-transfer object, the loaded data including no information indicating a destination of the data, each location within the buffer corresponding to a same data destination. See Fig.3 and Fig.5 and note that the published data may be written to buffer 120-4 under control of the first transfer object (the code which performs the loading). Each location within the buffer corresponds to the same data destination, i.e., the buffer comprising the locations. For purposes of examination, data-destination information may be interpreted as the 1-byte multi-link header information added in level 2.5. Therefore, when the data is loaded into buffer 120-4 at level 3, the data does not include that header, and therefore, does not include information indicating a destination of the data.

c) retrieving the published data from the buffer with a second data-transfer object, the retrieved data including no information indicating a destination of the data. See Fig.3, Fig.5, and column 8, line 66, to column 9, line 4. The published data is retrieved from the first buffer under the control of the second transfer object (the code which performs at least the retrieving). Again, when the data is retrieved it still does not contain the information indicating the data's destination. This information isn't added until the data is stored in the buffer in level 2.5.

d) generating a message header that includes a destination of the retrieved data. See Fig.3 and note the code performed at level 2.5. In this step, a message header including logical channel number destination is generated and attached to the data.

e) generating a message that includes the retrieved data and the message header. See Fig.3 and note that a 22-byte message is produced from the 21-byte data and 1-byte header.

20. Referring to claim 39, Dretzka has taught the method of claim 37, further comprising:

a) generating a queue value that corresponds to the presence of the published data in the buffer.

See Fig.3 and note that when the last part of the message is found, it is indicated by generating a "more" bit (queue value).

b) notifying the second data-transfer object that the published data occupies the buffer in response to the queue value. Note from Fig.3 that when the last packet is found and the more bit is set, the code which then retrieves the data must be notified.

c) wherein retrieving the published data comprises retrieving the published data from the buffer with the second data-transfer object in response to the notification. See Fig.3, and note the level 2.5 code.

21. Referring to claim 40, Dretzka has taught the method of claim 37, further comprising driving the message onto a bus with a communication object. See Fig.3 and Fig.5. After being stored in the level 2.5 buffer, the message is driven on the bus with a communication object.

22. Referring to claim 41, Dretzka has taught the method of claim 37, further comprising loading the retrieved data into a second buffer with the second data-transfer object. See Fig.3 and Fig.5 and note that after being stored in a first buffer 120-4, the second object retrieves the data and stores it in another buffer 130-4, for instance.

23. Referring to claim 42, Dretzka has taught the method of claim 37 wherein generating the message header and the message comprise generating the message header and the message with the second data transfer object. See Fig.3, level 2.5 code, in which the header is generated and attached to the data.

24. Referring to claim 43, Dretzka has taught the method of claim 37, further comprising:

a) generating data-transfer object code with an object factory. All processors execute programs.

The program (object factory) will dictate/generate when data needs to be transmitted and received. That is, when the program calls for data to be transmitted or received, the data transfer objects will be invoked so that data may be transmitted and received. Clearly, the hardware shown in the figures must have some software interaction because without software, the hardware would be useless.

b) generating the first data-transfer object as a first instance of the object code. When data needs to be transferred, some type of “send” or “pass” or “store” command must be generated. This command is part of the data transfer object.

c) generating the second data-transfer object as a second instance of the object code. Similarly, when data needs to be transferred from first buffer to second buffer for header and message generation, some type of command needs to be generated. This command is part of the second data transfer object.

25. Referring to claim 45, Dretzka has taught a method comprising:

a) receiving a message that includes data and that includes a message header that indicates a destination of the data. See Fig.4 and Fig.6. Note that a message comes in with a 1-byte header (note level 2.5).

b) loading into a first buffer with a first data-transfer object, the received data with no message header, the first buffer corresponding to the destination. See Fig.6 and note that the data is loaded into buffer 220-4 without the 1-byte message header (the 1-byte header is removed prior to storage in 220-4 according to Fig.4). The first buffer is located in a channel specified by the destination information sent with the message (see Fig.3).

c) unloading the data from the buffer with a second data-transfer object. See Fig.4 and Fig.6 and note that data is ultimately unloaded from buffer 220-4.

d) processing the unloaded data with an application corresponding to the destination. See Fig.4 and note that after the data is unloaded, it will be sent to the processor where inherent processing on that data will commence.

26. Referring to claim 47, Dretzka has taught the method of claim 45, further comprising:

a) generating a queue value that corresponds to the presence of the data in the buffer. See Fig.4 and Fig.6. The queue object will generate the “more” bit, which corresponds to the presence of data in the buffer. This bit, when set in a certain manner, will allow for the informing of level 4 of a complete message.

b) notifying the second data-transfer object that the data occupies the buffer in response to the queue value. When the “more” bit is set in the appropriate manner and noted by the reader object, the data may be transferred to the next-level buffer by informing (notifying) the next level that data is ready to be transferred. See Fig.4 and Fig.6.

c) wherein unloading the data comprises unloading the data from the buffer with the first data-transfer object in response to the notification. Again, in response to the notification, the data will be moved from level 3 buffer to level 4 buffer. See Fig.4 and Fig.6.

27. Referring to claim 48, Dretzka has taught the method of claim 45, further comprising wherein receiving the message comprises receiving the message with the first data-transfer object. See Fig.4 and Fig.6. Some code/object will cause the receiving of the data. That object is the first data transfer object.

28. Referring to claim 49, has taught the method of claim 45, further comprising:

a) receiving the message comprises retrieving the message from a bus with a communication object. See Fig.4 and Fig.6. Some code/object will cause the receiving of the data from a bus. That object is the communication object.

b) transferring the data from the communication object to the first data transfer object. See Fig.4 and Fig.6. Note that after the data is received, it is pass to the first data transfer object which at least stores it in buffer 220-4.

Claim Rejections - 35 USC § 103

29. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

30. Claims 1-3 and 5-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dretzka in view of Chamdani et al., U.S. Patent No. 6,985,975 (herein referred to as Chamdani).

31. Referring to claim 1, Dretzka has taught a computing machine, comprising:

a) first and second parallel buffers respectively associated with first and second data-processing destinations. See Fig.5, components 120-0 and 120-4, for instance. Clearly, these buffers are different destinations in a data-processing system, otherwise they wouldn't be separate and distinct buffers.

b) a processor (Fig.1, component 11) coupled to the buffers and operable to:

b1) execute an application and first and third data-transfer objects. All processors inherently execute an application. And, Fig.3 sets forth the data-transfer objects executed

by processor 11. Looking at Fig.3 and Fig.5, a first transfer object would be executed to load data into buffer 120-0 and a third object would be executed to retrieve data from buffer 120-0 for loading into buffer 130-0.

b2) publish data under the control of the application. See the top of Fig.3 and note that the processor produces (publishes) data messages as a result of application execution.

b3) load at least a portion of the published data into the first buffer under the control of the first data-transfer object. See Fig.3 and Fig.5 and note that the published data may be written to message buffers 120-0 under control of the first data transfer object.

b4) retrieve at least the portion of the published data from the first buffer under the control of the third data-transfer object. See Fig.3, Fig.5, and column 8, line 66, to column 9, line 4. The published data is retrieved from the first buffer under the control of the first transfer object.

b5) Dretzka has not taught that the processor is operable to execute second and fourth data-transfer objects, load at least the same portion of the published data into the second buffer under control of the second data-transfer object, and retrieve at least the portion of the published data from the second buffer under the control of the fourth data transfer object. However, Chamdani has taught the concept of redundant transfer of messages throughout a system. See the abstract, Fig.2, Fig.5, and claim 1. Essentially, a message is loaded into and retrieved from a first buffer. The same message is loaded into and retrieved from a second buffer. The messages from the first and second buffer are then compared to ensure that they are the same, thereby indicating that a reliable transfer has occurred. Consequently, in order to implement reliable transfer within Dretzka, it would

have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka such that the transferring components of Dretzka are essentially replicated. That is, currently in Dretzka, first and third objects load and retrieve a message from a first buffer. Modifying Dretzka in view of Chamdani would result in also having second and fourth objects that load and retrieve the same message from a second buffer. These messages would then be compared to ensure reliability.

32. Referring to claim 2, Dretzka in view of Chamdani has taught the computing machine of claim 1 wherein:

a) the first and third data-transfer objects respectively comprise first and second instances of first object code. See Fig.5 and note that, in general, the first object retrieves data from a previous buffer 110 and stores it in a next buffer 120-0 in channel 0. Likewise, the third object retrieves data from a previous buffer 120-0 and stores it in a next buffer 130-0 in channel 0. Hence, both of these objects comprise instances of general “channel 0 retrieve-and-store” object code.

b) the second and fourth data-transfer objects respectively comprise first and second instances of second object code. In Dretzka, as modified in view of Chamdani, the second object loads a redundant buffer. Likewise, the fourth object retrieves data from the redundant buffer. Hence, both of these objects comprise instances of general “redundant” object code.

33. Referring to claim 3, Dretzka in view of Chamdani has taught the computing machine of claim 1 wherein the processor comprises:

a) a processing unit operable to execute the application and publish the data under the control of the application. Recall from the rejection of claim 1 (and from Fig.3) that the processor

inherently executes an application and publishes data under control of the application. This execution and publishing is performed by a processing unit.

b) a data-transfer handler operable to execute the first, second, third, and fourth data-transfer objects, to load the published data into the first and second buffers under the control of the first and second data-transfer objects, respectively, and to retrieve the published data from the first and second buffers under the control of the third and fourth data-transfer objects, respectively. Again, recall from the rejection of claim 1 that first and second objects loading the first and redundant buffers, respectively, and third and fourth objects retrieve the data from first and redundant buffers, respectively. The unit which performs this execution for loading and retrieving data is a data transfer handler.

34. Referring to claim 5, Dretzka in view of Chamdani has taught the computing machine of claim 1 wherein the processor is further operable to:

a) execute a queue object and a reader object. See Fig.3 and Fig.5. The queue object is the object which causes data from buffer 110 to at least be broken up, attached to a header, and have a "more" bit set, before being stored in buffers in level 3. The reader object is the object which at least reads the "more" bit to cause further action to occur.

b) store a queue value under the control of the queue object, the queue value reflecting the loading of the published data into the first buffer. See Fig.3 and Fig.5. Values are written into the level 3 storage until the "more" bit is set low, which means loading of the data is done.

c) read the queue value under the control of the reader object. The "more" bit would not be set for no reason. It clearly serves a purpose, and it will be read. The object which reads it is the reader object.

d) notify the third data-transfer object that the published data occupies the first buffer under the control of the reader object and in response to the queue value. When the “more” bit is set and noted by the reader object, the data may be transferred to the next level of buffers. See Fig.3 and Fig.5.

e) retrieve the published data from the first buffer under the control of the third data-transfer object and in response to the notification. Again, in response to the third object, the data will be moved from level 3 buffers to level 2.5 buffers.

35. Referring to claim 6, Dretzka in view of Chamdani has taught the computing machine of claim 1, further comprising:

a) a bus. See Fig.2, at least components 40-4, 40-3, etc.

b) wherein the processor is operable to execute a communication object and to drive the data retrieved from one of the first and second buffers onto the bus under the control of the communication object. See Fig.2 and Fig.5. Note that after data is stored in a level 2.5 buffer (second buffers), a communication object will ultimately drive that data onto the bus via a digital facility interface (DFI) 14-0, 14-1, etc.

36. Referring to claim 7, Dretzka in view of Chamdani has taught the computing machine of claim 1, further comprising:

a) a third buffer. See Fig.5, component 130-0, for instance.

b) wherein the processor is operable to provide the data retrieved from one of the first and second buffers to the third buffer under the control of the respective one of the third and fourth data-transfer objects. Recall from Fig.5 that the first buffer is buffer 120-0 and that data will

ultimately be moved from buffer 120-0 to buffer 130-0. The third object is the object which moves the data between these two buffers the first and third buffer.

37. Referring to claim 8, Dretzka in view of Chamdani has taught the computing machine of claim 1 wherein the processor is further operable to generate a message that includes a header and data retrieved from one of the first and second buffers under the control of the respective one of the third and fourth data-transfer objects. See Fig.3 (at least the level 2.5 object code), and note that the third object removes the data from buffers in level 3 and adds a header to the data to form a 22-byte packet.

38. Referring to claim 9, Dretzka in view of Chamdani has taught the computing machine of claim 1 wherein:

a) the first and third data-transfer objects respectively comprise first and second instances of first object code. See Fig.5 and note that, in general, the first object retrieves data from a previous buffer 110 and stores it in a next buffer 120-0 in channel 0. Likewise, the third object retrieves data from a previous buffer 120-0 and stores it in a next buffer 130-0 in channel 0. Hence, both of these objects comprise instances of general "channel 0 retrieve-and-store" object code.

b) the second and fourth data-transfer objects respectively comprise first and second instances of second object code. In Dretzka, as modified in view of Chamdani, the second object loads a redundant buffer. Likewise, the fourth object retrieves data from the redundant buffer. Hence, both of these objects comprise instances of general "redundant" object code.

c) the processor is operable to execute an object factory and to generate the first object code and the second object code under the control of the object factory. All processors execute programs. The program (object factory) will dictate when data needs to be transmitted and received. That

is, when the program calls for data to be transmitted, the first and second object codes will be generated and invoked so that data may be transmitted.

39. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dretzka in view of Chamdani, and further in view of the examiner's taking of Official Notice.

40. Referring to claim 4, Dretzka in view of Chamdani has taught the computing machine of claim 1. Dretzka has not taught that the processor is further operable to execute a thread of the application and to publish the data under the control of the thread. However, Official Notice is taken that multithreaded processors and their advantages are well known and accepted in the art. Specifically, it is known to divide up a program into threads in order to increase efficiency by reducing stall time. With multiple threads, the system may switch to a second thread when a first thread stalls, thereby hiding the stall time require by the first thread. Essentially, the processor is kept busy as often as possible with multithreading. As a result, in order to increase efficiency, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka such that the processor executes a thread of the application and publishes data under control of the thread.

41. Claims 13-14, 38, 44, 46, and 50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dretzka in view of the examiner's taking of Official Notice.

42. Referring to claim 13, Dretzka has taught the computing machine of claim 10 (under both the first and second interpretations of Dretzka). Dretzka has not taught that the processor is further operable to execute first and second threads of the application, to generate the data under

the control of the first thread, and to process the unloaded data under the control of the second thread. However, Official Notice is taken that multithreaded processors and their advantages are well known and accepted in the art. Specifically, it is known to divide up a program into threads in order to increase efficiency by reducing stall time. With multiple threads, since threads are independent sequences of instructions, the system may switch to a next thread when a first thread stalls, thereby hiding the stall time require by the first thread. Essentially, the processor is kept busy as often as possible with multithreading. As a result, in order to increase efficiency, and because generating data and processing unloaded data are independent tasks, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka such that the processor is operable to execute first and second threads of the application, to generate the data under the control of the first thread, and to process the unloaded data under the control of the second thread.

43. Referring to claim 14, Dretzka has taught the computing machine of claim 10 (under a second interpretation).

a) Dretzka has not taught that the processor is further operable to execute a queue object and a reader object. However, recall from Fig.5 that data is initially stored in a queue. The examiner asserts that it is well known and advantageous to have an empty bit indicate the status of the queue because it prevents the queue from being read if it has no useful data in it, thereby saving time. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka to execute a queue object to set/clear an empty bit based on whether the queue contains valid data to be read, and also a reader object to read the empty bit such that the system knows when to read the valid data from the queue.

b) Dretzka, as modified, has further taught storing a queue value under the control of the queue object, the queue value reflecting the loading of the retrieved data into the first buffer. This is deemed inherent as an empty bit would be stored.

c) Dretzka, as modified, has further taught reading the queue value under the control of the reader object. Again, this is deemed inherent because if an empty bit were implemented, it would be meant for reading so that the system knows when the queue is empty.

d) Dretzka, as modified, has further taught notifying the second data-transfer object that the retrieved data occupies the buffer under the control of the reader object and in response to the queue value. When the empty bit is clear and noted by the reader object, the data exists in the queue and should be handled.

e) Dretzka, as modified, has further taught unloading the retrieved data from the buffer under the control of the second data-transfer object and in response to the notification. Again, in response to the notification, the data will be moved from buffer 110 to 120-4.

44. Referring to claim 38, Dretzka has taught the method of claim 37. Dretzka has not taught that publishing the data comprises publishing the data with a thread of the application. However, Official Notice is taken that multithreaded processors and their advantages are well known and accepted in the art. Specifically, it is known to divide up a program into threads in order to increase efficiency by reducing stall time. With multiple threads, since threads are independent sequences of instructions, the system may switch to a next thread when a first thread stalls, thereby hiding the stall time require by the first thread. Essentially, the processor is kept busy as often as possible with multithreading. As a result, in order to increase efficiency, it would have

been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka such that publishing the data comprises publishing the data with a thread of the application.

45. Referring to claim 44, Dretzka has taught the method of claim 37. Dretzka has further taught receiving the message and processing the data in the message with a processor (Fig.4 and Fig.6). Dretzka has not explicitly taught the receiving processor is a hardwired pipeline accelerator. However, Official Notice is taken that hardwired pipelined processors and their advantages are well known and accepted in the art. A pipeline allows for the overlapping of execution, instead of serial execution, thereby speeding up the processor and increasing throughput. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka's processor (Fig.1, component 21) such that it includes a hardwired pipeline for accelerating execution.

46. Referring to claim 46, Dretzka has taught the method of claim 45. Dretzka has not taught that processing the unloaded data comprises processing the unloaded data with a thread of the application corresponding to the destination. However, Official Notice is taken that multithreaded processors and their advantages are well known and accepted in the art. Specifically, it is known to divide up a program into threads in order to increase efficiency by reducing stall time. With multiple threads, the system may switch to a second thread when a first thread stalls, thereby hiding the stall time require by the first thread. Essentially, the processor is kept busy as often as possible with multithreading. As a result, in order to increase efficiency, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka such that the processor processes the unloaded data with a thread.

47. Referring to claim 50, Dretzka has taught the method of claim 45. Dretzka has not explicitly taught generating the message header and the message with a hardwired pipeline accelerator. However, Official Notice is taken that hardwired pipelined processors and their advantages are well known and accepted in the art. A pipeline allows for the overlapping of execution, instead of serial execution, thereby speeding up the processor and increasing throughput. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka's processor (Fig.1, component 11) such that it includes a hardwired pipeline for accelerating execution. Note that in this series of rejections, processor 11 is the unit which generates the messages according to Fig.3.

48. Claims 19-24 and 51-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dretzka in view of Britton et al., U.S. Patent No. 6,216,191 (herein referred to as Britton).

49. Referring to claim 19, Dretzka has taught a peer-vector machine comprising:

a) a buffer. See Fig.5, component 120-4.

b) a bus. See Fig.2, components 40-0, 40-1, etc.

c) a processor (Fig.1, components 11) coupled to the buffer and to the bus and operable to:

c1) execute an application, first and second data-transfer objects, and a communication object. And, Fig.3 sets forth at least some of the data-transfer objects executed by processor 11. Looking at Fig.3 and Fig.5, a first transfer object would be executed to load data into buffer 120-0, a second object would be executed to load data into buffer 120-4, and third object would be executed to retrieve data from buffer 120-0 for loading into buffer 130-0, and a fourth object would be executed to retrieve data from buffer 120-

- 4 for loading into buffer 130-4. At least some functions, other than those performed by the first and second objects, are performed by the communication object.
- c2) publish data under the control of the application. See the top of Fig.3 and note that the processor produces (publishes) data messages as a result of application execution.
- c3) load the published data into the buffer under the control of the first data-transfer object. See Fig.3 and Fig.5 and note that the published data may be written to message buffers 120-4, etc. over time, under control of the first transfer object.
- c4) retrieve the published data from the buffer under the control of the second data-transfer object. See Fig.3, Fig.5, and column 8, line 66, to column 9, line 4. The published data is retrieved from the first buffer under the control of the second transfer object.
- c5) construct a message under the control of the second data-transfer object, the message including the retrieved published data and information indicating a destination of the retrieved published data. See Fig.3 and note that a 1-byte header including destination information (channel number) is attached to the data, thereby forming a message to send to the receiver.
- c6) drive the published data onto the bus under the control of the communication object. See Fig.2 and Fig.5. Note that after data is stored in a level 2.5 buffer (second buffer), a communication object will ultimately drive that data onto the bus via a digital facility interface (DFI) 14-0, 14-1, etc.
- d) a processor coupled to the bus, including the destination, and operable to receive the message from the bus, to recover the received published data from the message, to provide the recovered

data to the destination, and to process the recovered data at the destination. See Fig.1 and Figs.3-

4. Note that the destination would specify "the other processor through channel LCN#" The circuitry of Fig.6 would receive the message, extract the data, and then send it to the receiving processor, where it will be processed.

Dretzka has not taught that the processor coupled to the bus is a pipeline accelerator coupled to the bus and that the recovered data is processed at the destination without executing a program instruction. However, Britton has taught the general concept of coupling a processor and an FPGA. See Fig.1. Consequently, the processor could communicate with the FPGA and access its user-defined circuitry, thereby accessing custom hardware for performing operations. Custom hardware is simply reactionary to data. No instruction is executed. As a result, its order to access custom circuitry for operation, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka's processor 21 to be an FPGA.

Furthermore, since pipelining is well known to be advantageous in the art, it would have been obvious to pipeline one or more of the processor and FPGA to increase throughput.

50. Referring to claim 20, Dretzka in view of Britton has taught the peer vector machine of claim 19 wherein the destination includes a field-programmable gate array that is operable to process the recovered data. See Britton, Fig.1, component 104.

51. Referring to claim 21, Dretzka in view of Britton has taught the peer vector machine of claim 19, further comprising

a) a registry coupled to the processor and operable to store object data. The examiner asserts that the processor's objects are made up of instructions which must be stored somewhere so that the processor may access and execute them. The storage holding the instructions is the registry.

b) wherein the processor is operable to execute an object factory, and to generate the first and second data-transfer objects and the communication object from the object data under the control of the object factory. All processors execute programs. The program (object factory) will dictate when data needs to be transmitted and received. That is, when the program calls for data to be transmitted, the first and second object codes will be generated and invoked so that data may be transmitted.

52. Referring to claim 22, Dretzka has taught a peer vector machine comprising:

a) a buffer. See Fig.6, component 220-4, for instance.

b) a bus. See Fig.2, component 40-1, 40-2, etc.

c) a unit coupled to the bus and operable to generate data, to generate a header including information indicating a destination of the data, to package the data and header into a message, and to drive the message onto the bus. See Fig.1, unit 11, and Fig.3 and Fig.5. Note that the unit generates data, and then a message including the data and a header (with destination data specifying "other processor via channel LCN#"), and then drives that data onto bus 40-0, 40-1, etc (Fig.2), through the digital facility interface.

d) a processor (Fig.1, component 21) coupled to the buffer and to the bus and operable to:

d1) execute an application, first and second data-transfer objects, and a communication object. Fig.4 sets forth at least some of the data-transfer objects executed by processor 21. Looking at Fig.4 and Fig.6, a first transfer object would be executed to load data into buffer 220-4 and a second object would be executed to unload data from buffer 220-4 and into buffer 210. The communication object would be executed to retrieve data from the DFI 14-0, 14-1, etc, and store it into one of buffers 230-4. At least some of the other

functions performed by the processor (for instance, doing normal ALU operations) would be part of the application inherently executed by the processor.

d2) receive the message from the bus under the control of the communication object. See Fig.4 and Fig.6. Note that a message is received from the interface under the control of the communication object.

d3) load into the buffer under the control of the first data-transfer object the received data without the header, the buffer corresponding to the destination of the data. See Fig.4 and Fig.6 and note that before being stored in the first buffer in level 3, the 1-byte header is deleted.

d4) unload the data from the buffer under the control of the second data-transfer object. See Fig.4 and Fig.6 and note that from the first buffer, the data is moved to the buffer 210 before ultimately being sent to the processor 21.

d5) process the unloaded data under the control of the application. See Fig.4 and Fig.6.

From the buffer 210, the processor will process the data using an application.

e) Dretzka has not taught that the unit coupled to the bus is a pipeline accelerator coupled to the bus and that the recovered data is processed at the destination without executing a program instruction. However, Britton has taught the general concept of coupling a processor and an FPGA. See Fig.1 and note the bidirectional bus, meaning both the processor and FPGA can communicate data to each other. Consequently, the processor could communicate with the FPGA and access its user-defined circuitry, thereby accessing custom hardware for performing operations. Custom hardware is simply reactionary to data. No instruction is executed. As a result, in order to access custom circuitry for operation, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Dretzka's unit 11 to be an FPGA. Furthermore, since pipelining is well known to be advantageous in the art, it would have been obvious to pipeline one or more of the processor and FPGA to increase throughput.

53. Referring to claim 23, Dretzka in view of Britton has taught the peer vector machine of claim 22 wherein the processor is operable to receive the message from the bus under the control of the communication object, and to recover the data from the message under the control of the first data-transfer object. See Fig.4 and note that the communication object receives the message from the bus. And, the first data object recovers the data from the message. See at least the level 3 code of Fig.4.

54. Referring to claim 24, Dretzka in view of Britton has taught the peer vector machine of claim 22, further comprising:

- a) a registry coupled to the processor and operable to store object data. The examiner asserts that the processor's objects are made up of instructions which must be stored somewhere so that the processor may access and execute them. The storage holding the instructions is the registry.
- b) wherein the processor is operable to execute an object factory, and to generate the first and second data-transfer objects and the communication object from the object data under the control of the object factory. All processors execute programs. The program (object factory) will dictate when data needs to be transmitted and received. That is, when the program calls for data to be received, the first and second object codes (and communication object codes) will be generated and invoked so that data may be received.

55. Referring to claim 51, Dretzka has taught a method comprising:

- a) publishing data with an application running on a processor. See the top of Fig.3 and note that the processor produces (publishes) data as a result of application execution.
- b) loading the published data into a buffer with a first data-transfer object running on the processor. See Fig.3 and Fig.5 and note that the published data may be written to buffer 120-4 under control of the first transfer object (the code which performs at least the loading).
- c) retrieving the published data from the buffer with a second data-transfer object running on the processor. See Fig.3, Fig.5, and column 8, line 66, to column 9, line 4. The published data is retrieved from the first buffer under the control of the second transfer object (the code which performs at least the retrieving).
- d) generating information that indicates a destination of the retrieved data. See Fig.3 and note the code performed at level 2.5. In this step, a message header including logical channel number destination is generated and attached to the data.
- e) packaging the retrieved data and the information into a message. See Fig.3 and note that a 22-byte message is produced from the 21-byte data and 1-byte header.
- f) driving the message onto a bus with a communication object running on the processor. See Fig.3 and Fig.5. After being stored in the level 2.5 buffer, the message is driven on the bus with a communication object.
- g) receiving the message from the bus and processing the published data with a unit. See Fig.4 and Fig.6. Note that unit 20 of Fig.1 receives the messages sent by unit 10.
- h) Dretzka has not taught that the unit is a pipeline accelerator that includes a field-programmable gate array. However, Britton has taught the general concept of coupling a processor and an FPGA. See Fig.1 and note the bidirectional bus, meaning both the processor

and FPGA can communicate data to each other. Consequently, the processor could communicate with the FPGA and access its user-defined circuitry, thereby accessing custom hardware for performing operations. Custom hardware is simply reactionary to data. No instruction is executed. As a result, in order to access custom circuitry for operation, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka's unit 20 (or at least 21) to be an FPGA. Furthermore, since pipelining is well known to be advantageous in the art, it would have been obvious to pipeline one or more of the processor and FPGA to increase throughput.

56. Referring to claim 52, Dretzka in view of Britton has taught a method as described in claim 51, further comprising:

- a) generating a message that includes a header and the published data with the second data-transfer object. See Fig.3 and note that in addition to receiving the data from the level 3 buffer, the second object also generates the header in the level 2.5 code of Fig.4.
- b) driving the data onto the bus comprises driving the message onto the bus with the communication object. See Fig.3 and Fig.5. After being stored in the level 2.5 buffer, the message is driven on the bus with a communication object.
- c) receiving and processing the published data comprises receiving the message and recovering the published data from the message with the pipeline accelerator. Again, see Fig.4 and Fig.6, and recall the modification in view of Britton.

Art Unit: 2183

57. Claims 53-54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dretzka in view of Britton, and further in view of Tanenbaum, "Structured Computer Organization, 2nd Edition", 1984 (as cited by applicant on 8/7/2009 and herein referred to as Tanenbaum).

58. Referring to claim 53, Dretzka has taught a method comprising:

- a) generating with a unit a message header that includes a destination of data. See Fig.3 and note the level 2.5 object which generates a 1-byte header including a logical channel destination.
- b) generating with the unit a message that includes a header and the data. See Fig.3 and note that in generating the 1-byte header, the unit forms a 22-byte message with 21-bytes of data.
- c) driving the message onto a bus with the unit. See Fig.3 and Fig.5. Note that after the messages are generated, they are sent over the bus shown in Fig.2 using the digital facility interface (DFI).
- d) receiving the message from the bus with a communication object running on a processor. See Fig.4 and Fig.6. note that processor 21 of Fig.1 is receiving the message using code shown in Fig.4.
- e) loading into a buffer with a first data-transfer object running on the processor the received data absent the header, the buffer being identified by the destination. See Fig.4 and note the level 3 object which stores data into the buffer in level 3 minus the header which was stripped in level 2.5 of Fig.4.
- f) unloading the data from the buffer with a second data-transfer object running on the processor. See Fig.4 and Fig.6 and note that data from a buffer in level 3 is ultimately removed and moved on through the system.

g) processing the unloaded data with an application running on the processor and identified by the destination. See Fig.4 and Fig.6. Eventually, the unloaded data makes its way to the processor for inherent processing.

h) Dretzka has not taught that the unit is a pipeline accelerator. However, Britton has taught the general concept of coupling a processor and an FPGA. See Fig.1 and note the bidirectional bus, meaning both the processor and FPGA can communicate data to each other. Consequently, the processor could communicate with the FPGA and access its user-defined circuitry, thereby accessing custom hardware for performing operations. Custom hardware is simply reactionary to data. No instruction is executed. As a result, in order to access custom circuitry for operation, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Dretzka's unit 10 (or at least 11) to be an FPGA. Furthermore, since pipelining is well known to be advantageous in the art, it would have been obvious to pipeline one or more of the processor and FPGA to increase throughput.

i) Dretzka, as modified, has further not taught that the message header and message are generated without executing a program instruction. However, Tanenbaum has taught that hardware and software are logically equivalent and anything performed in software can be done in hardware when desired by the designer. As a result, it would have been obvious to one of ordinary skill in the art to modify Dretzka such that the message header and message are generated without executing a program instruction. For instance, programming an FPGA, or some other programmable device such that specialized hardware performs the desired function (in this case, message generation) is known in the art. Hardware is generally faster than

software, and this would be another advantage of generating the message and its header directly in hardware without software overhead.

59. Referring to claim 54, Dretzka in view of Britton and further in view of Tanenbaum has taught a method as described in claim 53, further comprising recovering the data from the message with the first data transfer object. See Dretzka, Fig.4, and note that recovering the data from the message begins with the first data transfer object executing in level 2.5 of Fig.4.

Response to Arguments

60. Applicant's arguments filed on February 9, 2009, have been fully considered but they are not persuasive.

61. Applicant argues the novelty/rejection of claim 10 on pages 24-25 of the remarks, in substance that:

"In contrast, Dretzka does not disclose a processor operable to generate data that includes no data-destination information, retrieve the generated data and load the retrieved data into a buffer, unload the data from the buffer, and process the unloaded data such that the processed data includes no data-destination information. In response to the Examiner's first interpretation of Dretzka on p. 6 of the office action, even if Dretzka's processor 21 (FIG. 2) can be considered to "generate" a data packet in the input list 230-4, this "generated" data packet includes a 3-byte packet header (FIG. 17) and a 1-byte multi-link header each having information regarding a destination (e.g., the logical channel LCN) of the data packet (e.g., col. 7, lines 35-38 and lines 45- 53, and col. 9, line 60 - col. 10, line 11). And in response to the Examiner's second interpretation of Dretzka on pp. 9-10 of the office action, even if Dretzka's processor 11 (FIG. 2) can be considered to "process" a data packet unloaded from the buffer 120-4 (FIG. 5), the resulting unloaded and processed data packet includes a 3-byte packet header (FIG. 17) having information regarding a destination (e.g., the logical channel LCN) of the data packet (e.g., col. 7, lines 35-38, and col. 8, line 55- col. 9, line 12)."

"In the office action, the Examiner focuses on only the 1-byte multilink header, and ignores the 3-byte packet header. But because the 3-byte packet header includes information regarding a destination (the LCN) of the data packet, the Examiner's rejection is improper."

62. These arguments are not found persuasive for the following reasons:

- a) As stated in the above rejections, only the 1-byte header which specifies the destination channel of the message may be considered data-destination information. Hence, there are times when the data does not include that data, and they correspond to the claimed times as set forth in the rejections above.
- b) Regarding the second point that the rejection is improper because the examiner only focuses on the 1-byte header, again, applicant is reading the claim too narrowly. For purposes of rejecting claim 10, the 1-byte header is the only information that needs to be relied upon to reject the claim. Note that negative limitations are very broad limitations.

63. Applicant argues the novelty/rejection of claim 37 on pages 26-27 of the remarks, in substance that:

"In contrast, Dretzka does not disclose loading data published with an application into a first buffer, each location within the buffer corresponding to a same data destination, the loaded data including no information indicating a destination of the data, and retrieving the published data from the buffer, the retrieved data including no information indicating a destination of the data. In response to the Examiner's interpretation on p. 14 of the office action, data loaded into a buffer 120-4 (FIG. 5) includes a 3-byte packet header (e.g., col. 8, lines 55-65, and FIG. 17), which identifies a logic channel LCN (destination) to which the data is assigned. Furthermore, data retrieved from the buffer 120-4 includes the same 3-byte packet header (e.g., col. 8, line 65 - col. 9, line 4). Analogous arguments apply to the buffers 130. And the message queue 110 cannot be the "first buffer" because not all of the locations within the message queue correspond to a same LCN (e.g., col. 7, lines 25-30)."

"In the office action, the Examiner focuses on only the 1-byte multilink header, and ignores the 3-byte packet header. But because the 3-byte packet header includes information regarding a destination (the LCN) of the data packet, the Examiner's rejection is improper."

64. These arguments are not found persuasive for the following reasons:

- a) The examiner believes applicant is reading claim 37 too narrowly. The phrase "each location within the buffer corresponding to a same data destination" may simply be interpreted as each buffer location corresponds to the same buffer. There is no need to apply this to the logic channel destinations.

b) Regarding the second point that the rejection is improper because the examiner only focuses on the 1-byte header, again, applicant is reading the claim too narrowly. For purposes of rejecting claim 37, the 1-byte header is the only information which needs to be read as the "information indicating a destination of the data". Note that negative limitations are very broad limitations.

65. The above responses also apply to the arguments for claim 45.

66. Applicant argues the novelty/rejection of claim 1 on pages 28-29 of the remarks, in substance that:

"In contrast, Dretzka does not include first and second parallel buffers respectively associated with first and second data-processing destinations, and a processor operable to load at least a portion of published data into the first buffer and to load at least the same portion of the published data into the second buffer as recited in claim 1. Referring to FIG. 5, even if the buffers, e.g., 120-0 and 120-4, can be considered parallel and to be associated with different data-processing destinations, the processor 11 does not load the same data into these buffers.

And neither does Chamdani disclose first and second parallel buffers respectively associated with first and second data-processing destinations. In contrast, Chamdani's buffers (e.g., FIFOs 102 and 103) are associated with a same data-processing destination (e.g., the single output of the coupler 110, and FIG. 5, step 408).

Consequently, the combination of Dretzka and Chamdani would at most suggest duplicating, for example, Dretzka's buffer 120-0, for redundancy, and loading these two buffers with the same data. But, unlike the first and second buffers recited in claim 1, the two buffers 120-0 would still be associated with only a single data-processing destination."

67. These arguments are not found persuasive for the following reasons:

a) The claim language is too broad to preclude a rejection over the current prior art of record. Specifically, Dretzka does disclose two distinct parallel buffers. See Fig.5. Also, even if Dretzka is modified in view of Chamdani to include a redundant buffer, the redundant buffer is still a second buffer separate and distinct from the first buffer. Hence, the separate and distinct buffers are associated with first and second data-processing destinations (i.e., they, in and of

themselves, are separate data-processing destinations, as they are destinations of data in a data-processing system).

68. Regarding applicant's traversal of the examiner's taking of Official Notice to reject claims 4, 13, 38, 44, 46, and 50, applicant argues that:

"Even though threaded processing may be known, it generally requires a processor with certain attributes, such as parallel execution paths and/or time sharing of a single execution path.

Because Dretzka is silent as to threaded processing, there is no teaching in any of the cited references as to how one would modify Dretzka to include threaded processing, if the processors of Dretzka are capable of threaded processing, or if the architecture of Dretzka is even compatible with threaded processing.

Consequently, the Examiner must cite another reference that teaches if and how one can modify the circuitry of Dretzka to implement threaded processing; merely taking official notice is insufficient to provide this teaching."

69. This argument is deemed non-persuasive because applicant admits that threaded processing is known, and that is all that is being relied upon by the examiner. If the examiner were to supply a reference, it would be to show the very basics and advantages of multithreading, which are known as admitted by applicant. Hence, a reference would do nothing but confirm what applicant has already admitted. While applicant requests a more detailed reference that shows how the exact circuitry of Dretzka can be modified to implement threaded processing, the examiner asserts that if such a reference existed, then surely the examiner would have used that reference in the rejection instead of Dretzka. The question to ask is, "Given the system of Dretzka, would it have been obvious modify Dretzka to process threads?". The answer is yes, as threaded processing has been known for a very long time and it has known benefits. Clearly, Dretzka's circuitry would have to be modified in some way to accommodate threads, but again, this is inherent when modifying any processor to perform threaded processing. If it is not obvious to modify Dretzka to perform threaded processing, then it wouldn't be obvious to modify

any prior art to include threaded processing. In other words, applicant is arguing that general threaded processing is a patentable feature. The examiner disagrees in light of the number of years threaded processing has been around and the benefits that are associated with it. If applicant still requests to be provided a basic threaded processing reference in applicant's next response, it will be provided. But, it appears to be unnecessary given that applicant knows that threaded processing is known.

70. Applicant argues the novelty/rejection of claim 19 on pages 32-33 of the remarks, in substance that:

"Furthermore, referring, e.g., to FIGS. 1-3, Britton does not disclose or suggest a pipeline accelerator that is operable to receive a message that includes information indicating a destination of data and to recover data from the message. Britton merely discloses an FPGA that communicates with a processor 102 via a combined address and data bus AD or separate address and data busses A and D.

Therefore, because Britton discloses an FPGA having an address-bus/data-bus interface and lacking a message-based interface as recited in claim 19, the Examiner has failed to make a prima facie showing of obviousness.

Furthermore, because Dretzka discloses a message-based interface and Britton discloses an address-bus/data-bus interface, one of ordinary skill would not have been motivated to combine Dretzka and Britton to arrive at the subject matter recited in claim 19.

And even if one were motivated to combine Dretzka and Britton, neither Dretzka nor Britton discloses or suggests how one would modify Britton's address-bus/data-bus interface to communicate with Dretzka's message-based interface."

71. These arguments are not found persuasive for the following reasons:

a) The examiner asserts that Britton was relied on to show that an FPGA can process data sent by a processor. And, an FPGA include hardware capable of processing data without executing an instruction. Hence, the system of Dretzka would still hold in terms of sending and receiving messages, and recovering data from a message. But that data would be processed using an FPGA as opposed to software.

72. The rejections for claims 22, 51, and 53 are maintained for the same reasons set forth above in response to applicant's argument with respect to claim 19. Also, with respect to claim 53, the claim 53 rejection above shows why it would have been obvious to modify Dretzka to generate a message and its header without executing a program instruction.

Conclusion

73. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID J. HUISMAN whose telephone number is (571)272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/David J. Huisman/
Primary Examiner, Art Unit 2183